In theory, physical synthesis tools have all the necessary information about the layout; in practice, they must be correlated very carefully to real-world layout data.
The design of a chip involves many stages, from system specification and architectural design, all the way to the fabrication and packaging of the final silicon that goes into a device. During this cycle, it is crucial to have reliable estimates of timing and area in order to plan properly and meet expectations.
Read the full article published on EETimes.
The Article will take a look into the physical design (or backend design) portion of the process; specifically, at the correlation of timing and area within the steps associated with the physical design.
Integrated Circuit (IC) design flow and physical design steps
You might also like
More from Deep Learning
How CEVA uses TensorFlow Lite for Always-On Speech Recognition on the Edge
CEVA is a leading licensor of wireless connectivity and smart sensing technologies. Our products help OEMs design power-efficient, intelligent and connected …
Smart AI Assistants are the Real Enabler for Edge AI
AI at the edge will reduce overwhelming volumes of data to useful and relevant information on which we can act. A recent …
DMS Given Green Light to Increase Road Safety
The “Vision Zero” approach from the European Union (EU) includes the goal of bringing automotive fatalities and serious injuries down …
