Overview

The CEVA-XM4 imaging and computer vision processor IP solves the most critical issues for the development of energy-efficient embedded vision systems where die size and power budget are extremely constrained, yet algorithms require intensive processing.

The CEVA-XM4 and the associated tools and libraries combine to deliver a comprehensive vision IP platform that allows developers to simply and easily address the three key elements of intelligent vision processing, namely 3D vision, computational photography and visual perception and analytics.

Choosing the CEVA-XM4 opens up a new world of possibilities for the designer including running computer vision on video streams (1080p, 4K); combining depth generation with vision processing; enabling multi-app processing (e.g. gesture + face detection + emotions + eye-tracking + depth); and implementing multi-image algorithms in high-resolution.

Fully programmable in high-level languages, the CEVA-XM4 is an extremely high-performance, low-power, fully synthesizable DSP and memory subsystem IP core incorporating a wide-vector architecture with fixed- and floating-point processing, multiple simultaneous scalar units and a vision-oriented, low-power instruction set.

 

Benefits

The CEVA-XM4 offers faster processing, lower energy consumption, and smaller die size compared to GPU based solutions. More than just a vision processor, CEVA-XM4 provides a complete development platform with extensive vision libraries that offload computer vision from the host CPU to achieve significant performance boost and energy savings.

Fully programmable using high level languages
Enables computationally demanding imaging and vision algorithms with low power
Complete vision IP platform to enable OEM product differentiation

Main Features

  • Programmable vector-processing DSP based on a dedicated pixel-processing VLIW/SIMD architecture
  • 14-stage pipeline with nine functional units that can work in parallel
  • Support for fixed-point and floating-point computations
  • Dedicated interface ports for hardware accelerators connectivity

XM4 Block Diagram

Imaging and Vision DSP Named Best Processor IP of 2015 by The Linley Group

ANALYSTS’ CHOICE WINNERS FOR 2015

By The Linley Group (January 18, 2016)

Read More