Student for VLSI department. Minimum 50% job, reporting to Logic Design Team Leader.
1-2 year graduate in electronic engineering or 1-2 in computer & electronic engineering
Student of one of the following universities – Tel- Aviv, Bar Ilan, Haifa, Technion, Hebrew, Beer Sheva
Knowledge in digital logic systems
Object Oriented Programming
Verilog or VHDL