CEVA-X1622
CEVA-X1622 DSP core for Audio, Voice, Video, Imaging and Baseband Applications
|
|
|
|
|
|
|
|
Click block diagram to enlarge
|
 The CEVA-X family of cores is based on a unique mix of Very Long Instruction Word (VLIW) and Single Instruction Multiple Data (SIMD)architectures. The VLIW architecture allows a high level of concurrent instructions processing, thereby providing extended parallelism and low power consumption. The SIMD architecture allows single instructions to operate on multiple data elements, thereby resulting in code size reduction and increased performance. This processor family offers best-in-class performance, scalability, ease of programmability at the C level, and the flexibility to support a wide variety of applications. The CEVA-X family offers an architectural framework from which multiple DSP designs are derived. Each DSP design is aimed to serve different application needs characterized by performance, power consumption, and cost.
The CEVA-X1622: The smallest footprint CEVA-X processor offering the optimal performance versus cost ratio. The dual MAC, 8-way VLIW CEVA-X1622 DSP core is the most cost-effective member of the CEVA-X family offering the smallest footprint and the best cost versus performance tradeoff.
CEVA-X1622 Target Applications
Target applications for the CEVA-X1622 include audio, voice, video, and image processing; also 2.5G/3G baseband processing for various markets.
Features
|
Benefits
|
|
Advanced VLIW + SIMD architecture offering very high ILP (Instruction Level Parallelism)
- 16 SIMD operations per cycle
- Up to 8 simultaneous instructions
|
Optimal for demanding DSP applications in various markets
|
|
High performance
- 1GHz @ 40nm G
- 9-Stage pipeline
- Dual 16-bit fixed-point MACs
- Variable 16/32-bit instructions
|
Meets the exacting requirements of next generation SoCs
|
|
Easy software development
- Advanced IDE
- Optimizing C compiler
- Cycle-accurate simulation and graphical profiling of the entire DSP sub-system
- Macro assembler, linker, and GUI debugger
- RTOS
- Smooth migration path from off the-shelf ASSPs
- MATLAB bi-directional connectivity
|
Smooth C-level software development and easy integration into the target SoC reduces risk and time-to-market
|
|
Open architecture and standardized APIs
|
Additional software components can be easily developed or licensed through CEVA’s partners
|
|
Used to power the CEVA-MM2000 multimedia platform
|
The fully-programmable CEVA-MM2000 provides a complete multimedia solution – Audio, Video, Imaging, Voice – allowing cost-effective deployment of new products and differentiation through software
|
| …and many more – Download the CEVA-X1622 Product Brief for more information |
The CEVA-X1622 is a high-performance, low-power, fully synthesizable DSP with a 16-bit data width and dual 16-bit fixed-point MAC units.
The CEVA-X1622 is based on a unique mix of Very Long Instruction Word (VLIW) and Single Instruction Multiple Data (SIMD) architectures. The VLIW architecture allows a high level of concurrent instructions processing, thereby providing extended parallelism and low power consumption. The SIMD architecture allows single instructions to operate on multiple data elements, thereby resulting in code size reduction and increased performance.
In addition to DSP operations, the CEVA-X1622 provides strong support for control code, thereby reducing cycle count and program size associated with control and overhead code:
- All instructions are conditional with a predication mechanism
- Rich instruction set for bit manipulation
- Branch prediction
- Zero overhead loops
- ... and more...
Advanced data memory subsystem supporting configurable-size L1 data space, a separate AHB-Lite system bus, and a programmable DMA supporting up to 4GB of addressing space. Similarly, the program memory subsystem supports configurable-size L1 program space, TCM memory and instruction cache. Using a separate AHB-Lite system bus and a programmable DMA, these can be extended up to 4GB in L2.
Codecs available directly from CEVA include:
|
Vocoders
G.723
G.729
G.729.1
G.711
G.726
G.727
G.168
G.161
iLBC
AMR-NB
HR
FR
AMR-WB
EVRC
EVRC-B
EVRC-C
QCELP
SMV
|
|
Audio
decoders
MP3
MPEG4 AAC-LC
HE-AAC V1
HE-AAC V2
WMA9
WMA10
RealAudio 8
RealAudio 9
RealAudio 10
Dolby Digital (AC3) |
Audio encoders
MP3
MPEG4 AAC-LC
HE-AAC V1
|
Video decoders
H.264 BP
H.264 MP
MPEG4 SP
MPEG4 ASP
RealVideo
|
|
Video encoder
H.264 BP
MPEG4 SP
|
|
Imaging
JPEG decoder
JPEG encoder
|
Many other codecs and post-processing functions are available from our CEVAnet partners.
The CEVA-XS1200A: A licensable DSP sub-system for wireless and digital multimedia applications. The CEVA-X1622 DSP core can be augmented with the CEVA-XS1200A sub-system, which offers a rich set of DSP peripherals, interconnections, and interfaces. The CEVA-XS1200A sub-system employs industry-standard system buses, thereby providing designers with the ability to add their own hardware blocks or connect the CEVA-X1622 DSP core to other on-chip systems.
Click block diagram to enlarge
The CEVA-XS1200A sub-system includes:
- A flexible memory architecture enabling memory sharing between the DSP and CPU cores
- A programmable 3D DMA engine designed for multimedia applications
- Time Division Multiplex (TDM) ports for glue-less connectivity of any standard serial interface
- A complete set of system peripherals, including timers, an interrupt control unit, a power management unit, and General-Purpose Input/Outputs (GPIOs)
- Interfaces to L2 memories, accelerators, and other on-chip systems.
The combination of the CEVA-X1622 DSP core and the CEVA-XS1200A sub-system results in a complete highly-integrated SoC platform, which significantly reduces risk, cost, and time-to-market for customers who are designing next-generation DSP-powered devices. With the addition of a complete set of optimized multimedia codecs, CEVA offers the CEVA-MM2000, a fully-programmable high-performance engine supporting video, imaging, audio, and voice processing capabilities completely in software.
|
|
