Home  /  Products  /  CEVA's DSP Cores  /  CEVA-XC Family  /  CEVA-XC4500

CEVA-XC4500Print this page

Scalable multicore architecture for a range of macrocells, small cells, cloud-RAN, DFE/DPD/ and more

CEVA-XC4500 target applicationsThe fourth generation of the widely licensed CEVA-XC architecture, the CEVA-XC4500 is specifically optimized for next generation wireless infrastructure applications. The CEVA-XC4500 delivers highly powerful fixed point and floating point vector capabilities supplying the performance and flexibility demanded by next generation wireless infrastructure applications.

Target applications for the CEVA-XC4500 include:

Wireless Cells Baseband Processing

  • Scalable from Pico and Metro Cells up to Macro Cells and Cloud RAN
  • Supporting: LTE-Advanced, HSPA+, TD-SCDMA, Wi-Fi 802.11ac, and more

Remote Radio Heads (RRH)

  • Targeting digital frontend processing
  • Handling advanced DSP functions including: Digital Predistortion (DPD), Up/down sampling Filters, Up/ down conversion, Quadrature Modulation Correction, DC Offset Corrector, Carrier Frequency Offset Corrector and more

Wireless Backhaul

  • Wideband spectrum point-2-point wireless communication supporting up to 4096 QAM
  • Targeting digital frontend processing

Enterprise Wi-Fi and WiFi-Cellular Offload

  • Addressing Wi-Fi 802.11ac AP and Small Cells use cases supporting 3x3, 4x4 MIMO delivering up to 1.7Gbps

CEVA-XC4500 Block Diagram

Features Benefits
Highly powerful vector processor supporting fixed and floating point operations
  • Over 400 16-bit operations in a cycle
  • Floating point ISA offering over 40 GFLOPs
Optimized to address the processing requirements for a wide range of next generation wireless infrastructure applications
High performance architecture
  • 1.3GHz @ 28nm process
  • 64 16-bit fixed-point MACs
  • Variable 16/32-bit instructions
  • 13-Stage pipeline
Enables modem design with minimum hardware requirements
Comprehensive multicore support
  • Fully featured data cache
  • HW support for cache coherency
  • System interconnect with automated management
  • Dynamic scheduling support
Meets the needs of advanced wireless base stations (BTS) where systems need to offer high flexibility and allow dynamic resource utilization among a large number of cores
Optimal hardware-software partitioning via a mix of vector DSP and hardware accelerators Delivers exceptional power efficiency, while maintaining software flexibility
Easy software development
  • Advanced IDE
  • Optimizing C compiler with Vec-C support (dedicated support for vector processors)
  • Cycle-accurate simulation and graphical profiling of the entire DSP sub-system
  • Macro assembler, linker, and GUI debugger
  • RTOS
  • Smooth migration path from off the-shelf ASSPs
  • MATLAB bi-directional connectivity (optional)
Smooth C-level software development and easy integration into the target SoC reduces risk and time-to-market
Open architecture and standardized APIs Additional software components can be easily developed or licensed through CEVA’s partners
Complete set of optimized communication libraries including: LTE-Advanced, LTE, HSPA+, TD-SCDMA, Wi-Fi and more Significantly accelerates multi-mode modem design
...and many more – Download the CEVA-XC4500 Product Brief

CEVA-XC4500 Scalable cluster-based system architecture for wireless base stations